Low Power Interconnect Design

Low Power Interconnect Design

4.11 - 1251 ratings - Source

This book provides practical solutions for delay and power reduction for on-chip interconnects and buses. It provides an in depth description of the problem of signal delay and extra power consumption, possible solutions for delay and glitch removal, while considering the power reduction of the total system. Coverage focuses on use of the Schmitt Trigger as an alternative approach to buffer insertion for delay and power reduction in VLSI interconnects. In the last section of the book, various bus coding techniques are discussed to minimize delay and power in address and data buses.Allen, Phillip E., and Douglas R. Holberg. CMOS analog circuit design. Oxford Univ. Press, 2002. 4. Weste, Neil HE, and Kamran Eshraghian. Principles of CMOS VLSI design. Vol. 2. Reading, MA: Addison-Wesley, 1993. 5. Weste, Neil, andanbsp;...

Title:Low Power Interconnect Design
Author: Sandeep Saini
Publisher:Springer - 2015-07-14

You must register with us as either a Registered User before you can Download this Book. You'll be greeted by a simple sign-up page.

Once you have finished the sign-up process, you will be redirected to your download Book page.

How it works:
  • 1. Register a free 1 month Trial Account.
  • 2. Download as many books as you like (Personal use)
  • 3. Cancel the membership at any time if not satisfied.

Click button below to register and download Ebook
Privacy Policy | Contact | DMCA